The method was very suitable for hardware implementation based on FPGA( field programmable gatearray). 该非常适场编程门(PGA)件。
The design method for the efficient time-varying network architecture of the fractional multiple sampling rate converter is presented and its field programmable gatearray( FPGA) is implemented. 数倍转器效网络设,场编程门(PGA)。